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tors (pHEMTs), in the form of mono-
lithic microwave integrated circuits
(MMICs). Since the processing of
HEMT amplifiers is quite different from
that of Schottky diodes, use of Schottky
mixers requires separate MMICs for the
mixers and amplifiers. Fabrication of all
the down-/up-conversion circuitry on
single MMICs, using all-HEMT circuits,
would constitute a major advance in cir-
cuit simplicity.
Three pHEMT-based subharmonic
670-GHz mixers were developed that are
all subharmonically pumped at about
300 GHz, which greatly simplifies the
local oscillator (LO) source, compared
to a fundamentally pumped mixer re-
quiring a 600-GHz source. The mixers
use an active topology. Fundamentally,
they are configured as a single-stage,
grounded-source amplifier with a drain
load controlled by the LO. The drain
load is an additional transistor, or pair of
transistors, switched by the LO signal.
This effectively samples the signal from
the amplifier at the LO frequency, and
passes the beat note on to the output ter-
minal of the mixer.
In the down-converting mixer, the
670-GHz RF input is connected to the
gate of the grounded source stage,
whose drain is directly connected to
the source or sources of the LO FETs
(field-effect transistors). One version
has only a single transistor in the
drain load, and relies on the non-lin-
earity of the FET plus the output tun-
ing circuitry to block the RF and LO
signals and passes only the IF to the
output terminal.
The second down-converting mixer
replaces the single LO FET with a pair
having sources and drains connected to-
gether. The LO signal is fed to the two
gates through a network that gives a
180° phase shift to one FET. Hence, the
two FETs are switched on for alternating
half-cycles of the 300-GHz LO, and the
drain FET pair acts like a sampler at
twice the LO frequency. Simulations in-
dicate about 6 dB of improvement in the
conversion gain, from –6 dB for the two-
FET design to around 0 dB for the three-
FET design.
For the up-converting mixer, the cir-
cuit is similar to the three-FET down-
converter, but with the IF input going
to the gate of the grounded source
stage, and the RF output taken from
the drains of the LO transistors. The RF
and IF matching networks are also
modified to the correct frequency
ranges. Simulations indicate a conver-
sion gain of about 3 dB.
This work was done by Erich T. Schlecht,
Goutam Chattopadhyay, Robert H. Lin, and
Seth Sin of Caltech; and William Deal,
Bryan Rodriguez, Brian Bayuk, Kevin
Leong, and Gerry Mei of Northrup Grum-
man for NASA’s Jet Propulsion Laboratory.
Further information is contained in a TSP
(see page 1). NPO-48204
A document discusses a liquid crystal
variable retarder, an electro-optic ele-
ment that changes the polarization of an
optical beam in response to a low-volt-
age electronic signal. This device can be
fabricated so that the element creates,
among other states, a half-wave of retar-
dance that can be reduced to a very
small retardance. When aligned to a po-
larized source, this can act to rotate the
polarization by 90° in one state, but gen-
erate no rotation in the other state. If
the beam is then incident on a polariza-
tion beam splitter, it will efficiently
switch from one path to the other when
the voltage is applied. The laser beam
switching system has no moving parts,
improving reliability over mechanical
switching. It is low cost, tolerant of high
laser power density, and needs only sim-
ple drive electronics, minimizing the re-
quired system resources.
This work was done by James Baer of Ball
Aerospace & Technologies Corp. for Johnson
Space Center. Further information is con-
tained in a TSP (see page 1). MSC-25113-1
Lidar Electro-Optic Beam Switch with a Liquid 
Crystal Variable Retarder
Lyndon B. Johnson Space Center, Houston, Texas
This innovation is intended to reduce
the size, power, and complexity of
pipeline analog-to-digital converters
(ADCs) that require high resolution
and speed along with low power. Digitiz-
ers are important components in any
application where analog signals (such
as light, sound, temperature, etc.) need
to be digitally processed. The innova-
tion implements amplification of a sam-
pled residual voltage in a switched ca-
pacitor amplifier stage that does not
depend on charge redistribution. The
result is less sensitive to capacitor mis-
matches that cause gain errors, which
are the main limitation of such ampli-
fiers in pipeline ADCs. The residual er-
rors due to mismatch are reduced by at
least a factor of 16, which is equivalent
to at least 4 bits of improvement. The
settling time is also faster because of a
higher feedback factor.
In traditional switched capacitor
residue amplifiers, closed-loop amplifi-
cation of a sampled and held residue
signal is achieved by redistributing sam-
pled charge onto a feedback capacitor
around a high-gain transconductance
amplifier. The residual charge that was
sampled during the acquisition or sam-
pling phase is stored on two or more ca-
pacitors, often equal in value or inte-
gral multiples of each other. During the
hold or amplification phase, all of the
charge is redistributed onto one capac-
itor in the feedback loop of the ampli-
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fier to produce an amplified voltage.
The key error source is the non-ideal
ratios of feedback and input capacitors
caused by manufacturing tolerances,
called “mismatches.” The mismatches
cause non-ideal closed-loop gain, lead-
ing to higher differential non-linearity.
Traditional solutions to the mismatch
errors are to use larger capacitor values
(than dictated by thermal noise re-
quirements) and/or complex calibra-
tion schemes, both of which increase
the die size and power dissipation.
The key features of this innovation
are (1) the elimination of the need for
charge redistribution to achieve an ac-
curate closed-loop gain of two, (2) a
higher feedback factor in the amplifier
stage giving a higher closed-loop band-
width compared to the prior art, and
(3) reduced requirement for calibra-
tion. The accuracy of the new amplifier
is mainly limited by the sampling net-
works’ parasitic capacitances, which
should be minimized in relation to the
sampling capacitors.
This work was done by Gerard Quilligan of
Goddard Space Flight Center. Further informa-
tion is contained in a TSP (see page 1).GSC-
16187-1
A document discusses the utilization
of embedded clocks inside of operating
network data links as an auxiliary clock
source to satisfy local oscillator monitor-
ing requirements. Modem network in-
terfaces, typically serial network links,
often contain embedded clocking infor-
mation of very tight precision to recover
data from the link. This embedded
clocking data can be utilized by the re-
ceiving device to monitor the local oscil-
lator for tolerance to required specifica-
tions, often important in high-integrity
fault-tolerant applications.
A device can utilize a received embed-
ded clock to determine if the local or the
remote device is out of tolerance by using
a single link. The local device can deter-
mine if it is failing, assuming a single fault
model, with two or more active links. Net-
work fabric components, containing
many operational links, can potentially
determine faulty remote or local devices
in the presence of multiple faults.
Two methods of implementation are
described. In one method, a recovered
clock can be directly used to monitor
the local clock as a direct replacement of
an external local oscillator. This scheme
is consistent with a general clock moni-
toring function whereby clock sources
are clocking two counters and compared
over a fixed interval of time. In another
method, overflow/underflow conditions
can be used to detect clock relationships
for monitoring. These network inter-
faces often provide clock compensation
circuitry to allow data to be transferred
from the received (network) clock do-
main to the internal clock domain. This
circuit could be modified to detect over-
flow/underflow conditions of the
buffering required and report a fast or
slow receive clock, respectively.
This work was done by Julie Pollock, Brett
Oliver, and Christopher Brickner of Honey-
well, Inc. for Johnson Space Center.  For fur-
ther information, contact the JSC Innovation
Partnerships Office at (281) 483-3809.
Title to this invention has been waived
under the provisions of the National Aeronau-
tics and Space Act {42 U.S.C. 2457(f)}, to
Honeywell, Inc. Inquiries concerning licenses
for its commercial development should be ad-
dressed to:
Aerospace – Defense & Space
Honeywell
P.O. Box 52199
Phoenix, AZ 85072-2199
Phone No.: (602) 822-3000
Refer to MSC-24765-1, volume and num-
ber of this NASA Tech Briefs issue, and the
page number.
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